Invention Grant
- Patent Title: Nonvolatile semiconductor memory device
- Patent Title (中): 非易失性半导体存储器件
-
Application No.: US14507419Application Date: 2014-10-06
-
Publication No.: US09460794B2Publication Date: 2016-10-04
- Inventor: Hiroshi Maejima , Koji Hosono
- Applicant: KABUSHIKI KAISHA TOSHIBA
- Applicant Address: JP Minato-ku
- Assignee: KABUSHIKI KAISHA TOSHIBA
- Current Assignee: KABUSHIKI KAISHA TOSHIBA
- Current Assignee Address: JP Minato-ku
- Agency: Oblon, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2011-133942 20110616
- Main IPC: G11C11/34
- IPC: G11C11/34 ; G11C16/10 ; G11C16/04

Abstract:
In a writing operation, a control circuit raises the voltage of a writing-prohibited bit line among a plurality of bit lines to a first voltage, and thereafter brings the writing-prohibited bit line into a floating state. Then, the control circuit raises the voltage of a writing bit line other than the writing-prohibited bit line to a second voltage. In this way, the control circuit prohibits writing into a memory transistor corresponding to the writing-prohibited bit line. On the other hand, the control circuit executes writing into a memory transistor corresponding to the writing bit line.
Public/Granted literature
- US20150023102A1 NONVOLATILE SEMICONDUCTOR MEMORY DEVICE Public/Granted day:2015-01-22
Information query