Invention Grant
US09473172B2 Receiver deserializer latency trim 有权
接收器解串器延迟修整

Receiver deserializer latency trim
Abstract:
A system and method for receiving includes an input multiplexer configured to select between one or more input data streams and a pseudo random bit sequence (PRBS) to provide a serial stream. A plurality of storage devices is configured to sample the serial stream. An output demultiplexer is configured to demultiplex the sampled serial stream into a plurality of output streams. A PRBS checker is configured to compare a PRBS pattern on the plurality of output streams with a predicted PRBS pattern. A phase rotator is configured to adjust a data control clock based upon the comparison of the PRBS checker to reduce latency in the receiver.
Public/Granted literature
Information query
Patent Agency Ranking
0/0