Invention Grant
US09483430B2 Semiconductor memory device and I/O control circuit therefor 有权
半导体存储器件及其I / O控制电路

Semiconductor memory device and I/O control circuit therefor
Abstract:
An I/O control circuit, includes a mode setting unit configured to generate a first mode signal, a second mode signal, a third mode signal, and a fourth mode signal in accordance with one of a plurality of I/O option modes, a first control signal generation unit configured to generate a first mode determination signal and a first control signal enable signal in response to the first I/O option signal and the first mode signal, and a second control signal generation unit configured to generate a second control signal enable signal, a third control signal enable signal, and a fourth control signal enable signal in response to a second I/O option signal, the first mode determination signal, the second mode signal, the third mode signal, and the fourth mode signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0