Invention Grant
- Patent Title: Adaptive on-chip termination circuitry
- Patent Title (中): 自适应片上终端电路
-
Application No.: US14658656Application Date: 2015-03-16
-
Publication No.: US09484916B1Publication Date: 2016-11-01
- Inventor: Hooi Yang Chia , Joseph Kho Boon Hock
- Applicant: Altera Corporation
- Applicant Address: US CA San Jose
- Assignee: Altera Corporation
- Current Assignee: Altera Corporation
- Current Assignee Address: US CA San Jose
- Agency: Treyz Law Group
- Agent Jason Tsai
- Main IPC: H03K19/0175
- IPC: H03K19/0175 ; H03K19/00 ; H04L25/02 ; G06F13/40

Abstract:
An integrated circuit with on-chip termination (OCT) circuitry is provided. In particular, the integrated circuit may include an input-output (IO) buffer, an OCT circuit coupled between the IO buffer and a physical IO interface, and adaptive external OCT calibration circuitry for impedance matching the IO buffer to a transmission line that is coupled to the IO buffer. The adaptive external OCT calibration circuitry may include a waveform measurement circuit for selectively sampling a waveform at the IO interface, and a waveform analyzer and control circuit for analyzing the sampled waveform and adjusting the OCT circuit until the impedance provided by the OCT circuit matches with the external impedance of the transmission line. A switch that is interposed between the OCT circuit and the measurement module may be enabled during calibration and disabled during normal device operation.
Information query
IPC分类: