Invention Grant
US09484929B2 Circuit arrangement and method for calibrating activation signals for voltage-controlled oscillators 有权
用于校准压控振荡器的激活信号的电路布置和方法

Circuit arrangement and method for calibrating activation signals for voltage-controlled oscillators
Abstract:
In order to develop a circuit arrangement and also a method for calibrating at least one activation signal provided for a voltage-controlled oscillator such that the expenditure of energy is as low as possible and the output frequency is as high as possible, it is proposed—that the respective number of clock cycles for at least one calibration oscillator and at least one reference oscillator associated with the calibration oscillator is counted by means of at least one clock cycle counter connected downstream of the calibration oscillator and the reference oscillator and a clock error resulting from the difference between these two numbers of clock cycles is integrated and—that the clock error is converted by means of at least one digital-to-analog converter connected downstream of the clock counter into analog tuning signals from which the calibrated activation signal is derived.
Information query
Patent Agency Ranking
0/0