According to one embodiment, a semiconductor memory device includes a memory cell array in which memory cells are disposed in a matrix, each memory cell being connectable to any one of a plurality of bit lines, and a capacitance that suppresses coupling noise among the plurality of bit lines, the capacitance being added to at least one of the plurality of bit lines.