Internal voltage generation circuits are provided. The internal voltage generation circuit includes a code signal generator and an internal voltage generator. The code signal generator generates input code signals having a logic level combination corresponding to a difference between a frequency of an external clock signal and a frequency of an internal clock signal. The internal voltage generator is selectively activated according to the logic level combination of the input code signals to drive an internal voltage signal.