Invention Grant
US09530505B1 EEPROM memory cell gate control signal generating circuit 有权
EEPROM存储单元门控制信号发生电路

EEPROM memory cell gate control signal generating circuit
Abstract:
An EEPROM memory cell gate control signal generating circuit, which includes a high-voltage row decoding circuit and a plurality of word selection circuits; the output of the high-voltage row decoding circuit is divided into two routes, which output a first total wordline voltage used for providing the erasing positive voltage and a second total wordline voltage used for providing the erasing negative voltage, respectively; besides, the two-route voltages are inputted into the individual word selection circuits respectively, which avoids the influence of the erasing positive voltage on the grid oxide layer of an NMOS transistor and the influence of the erasing negative voltage on a PMOS transistor, and can save the MOS transistor used for isolating the grid oxide layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0