Invention Grant
US09536879B2 FinFET with constrained source-drain epitaxial region 有权
具有约束源极 - 漏极外延区域的FinFET

FinFET with constrained source-drain epitaxial region
Abstract:
A method includes forming a plurality of fins on a substrate, a gate is formed over a first portion of the plurality of fins with a second portion of the plurality of fins remaining exposed. Spacers are formed on opposite sidewalls of the second portion of the plurality of fins. The second portion of the plurality fins is removed to form a trench between the spacers. An epitaxial layer is formed in the trench. The spacers on opposite sides of the epitaxial layer constrain lateral growth of the epitaxial layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0