Invention Grant
US09536983B2 Methods of manufacturing semiconductor devices including gate patterns with sidewall spacers and capping patterns on the sidewall spacers 有权
制造半导体器件的方法,其包括具有侧壁间隔物的栅极图案和侧壁间隔物上的封盖图案

Methods of manufacturing semiconductor devices including gate patterns with sidewall spacers and capping patterns on the sidewall spacers
Abstract:
A method of forming a semiconductor device includes forming a gate electrode on a substrate, forming a first spacer on a sidewall of the gate electrode, forming a second spacer on the first spacer, and forming a capping pattern on top surfaces of the gate electrode, the first spacer and the second spacer. An outer sidewall of the second spacer is vertically aligned with a sidewall of the capping pattern.
Information query
Patent Agency Ranking
0/0