A duty cycle detection circuit may include a detection block configured to generate a duty detection signal by detecting a duty cycle of an input clock; and a current amount control block configured to control a current flowing through the detection block in response to the input clock, regardless of a variation in a frequency of the input clock.