Invention Grant
- Patent Title: DC voltage error protection circuit
- Patent Title (中): 直流电压误差保护电路
-
Application No.: US13447448Application Date: 2012-04-16
-
Publication No.: US09538287B2Publication Date: 2017-01-03
- Inventor: Earl Schreyer
- Applicant: Earl Schreyer
- Applicant Address: US CA San Jose
- Assignee: Fairchild Semiconductor Corporation
- Current Assignee: Fairchild Semiconductor Corporation
- Current Assignee Address: US CA San Jose
- Agency: Schwegman Lundberg & Woessner, P.A.
- Main IPC: H04B15/00
- IPC: H04B15/00 ; H04R3/00

Abstract:
This document discusses among other things apparatus and methods for protecting circuit elements from harmful voltages. In an example, an apparatus can include an amplifier configured to receive an input signal and to provide an estimate of a first output signal, a peak detector to receive the estimate and to generate a comparison signal that is active when the amplified input signal exceeds a threshold value, and a timer configured to activate a second output signal if the comparison signal is active for at least a selected time period. The timer can include a first digital input and the selected time period can be set using a state of the first digital input.
Public/Granted literature
- US20120319776A1 DC VOLTAGE ERROR PROTECTION CIRCUIT Public/Granted day:2012-12-20
Information query