Invention Grant
US09543139B2 In-situ support structure for line collapse robustness in memory arrays 有权
存储阵列线路崩溃鲁棒性的原位支持结构

In-situ support structure for line collapse robustness in memory arrays
Abstract:
Methods for preventing line collapse during the fabrication of NAND flash memory and other microelectronic devices that utilize closely spaced device structures with high aspect ratios are described. In some embodiments, one or more mechanical support structures may be used to provide lateral support between closely spaced device structures to prevent collapsing of the closely spaced device structures during an etching process (e.g., during a word line etch). In one example, during fabrication of a NAND flash memory, one or more mechanical support structures may be in place prior to performing a high aspect ratio word line etch or may be formed during the word line etch. In some cases, the one or more mechanical support structures may comprise portions of an inter-poly dielectric (IPD) layer that were in place prior to performing the word line etch.
Information query
Patent Agency Ranking
0/0