Invention Grant
US09552269B2 Test logic for a serial interconnect 有权
串行互连的测试逻辑

Test logic for a serial interconnect
Abstract:
An apparatus that includes a serial interconnect is provided, wherein the serial interconnect includes test logic to send a number of reporting messages, wherein each reporting message is associated with a link sub-segment in a link in the serial interconnect, and each reporting message comprises a status region for the associated link sub-segment to report transmission errors. The test logic also includes analysis logic to record errors in the link sub-segment.
Public/Granted literature
Information query
Patent Agency Ranking
0/0