Invention Grant
- Patent Title: Low power high performance electrical circuits
- Patent Title (中): 低功率高性能电路
-
Application No.: US15094960Application Date: 2016-04-08
-
Publication No.: US09552871B1Publication Date: 2017-01-24
- Inventor: Jeng-Jye Shau
- Applicant: Jeng-Jye Shau
- Main IPC: G11C11/40
- IPC: G11C11/40 ; G11C11/417 ; H01L27/092 ; H01L23/528 ; H01L29/10 ; H01L27/11 ; H01L21/8238 ; G06F17/50 ; G11C5/14

Abstract:
Hybrid Super Threshold (SupVt) circuits are CMOS circuits that can function in two different operation modes: a normal operation mode and a SupVt power saving mode. At normal operation mode, a hybrid SupVt circuit operates in the same ways as typical CMOS circuits. At SupVt mode, the standby leakage current of the circuit is reduced significantly, while the circuit still can function at high speed. Typically, most parts of a hybrid SupVt circuit stay in power saving mode. A circuit block is switched into normal operation mode when it needs to operate at full speed. The resulting circuits are capable of supporting ultra-low power operations without sacrificing performance.
Information query