Invention Grant
- Patent Title: Data frame generation circuit and data frame generation method
- Patent Title (中): 数据帧生成电路和数据帧生成方法
-
Application No.: US14056507Application Date: 2013-10-17
-
Publication No.: US09553684B2Publication Date: 2017-01-24
- Inventor: Hironobu Hongou
- Applicant: FUJITSU LIMITED
- Applicant Address: JP Kawasaki
- Assignee: FUJITSU LIMITED
- Current Assignee: FUJITSU LIMITED
- Current Assignee Address: JP Kawasaki
- Agency: Staas & Halsey LLP
- Priority: JP2013-010847 20130124
- Main IPC: H04J3/06
- IPC: H04J3/06 ; H04J3/16

Abstract:
A data frame generation circuit, includes: a frame generation unit configured to output a first data frame including client signals and a first signal count of the client signals included in the first data frame, the client signal being stored in the first data frame in accordance with a system clock; a storage unit configured to store a signal count range; a comparison unit configured to compare the first signal count to the signal count range; and a control unit configured to control a frequency of the system clock based on a comparison result, wherein, if the first signal count falls within the signal count range, the control unit changes the frequency of the system clock.
Public/Granted literature
- US20140205299A1 DATA FRAME GENERATION CIRCUIT AND DATA FRAME GENERATION METHOD Public/Granted day:2014-07-24
Information query