Invention Grant
US09563260B2 Systems, apparatuses, and methods for synchronizing port entry into a low power state
有权
将端口进入同步到低功率状态的系统，设备和方法
- Patent Title: Systems, apparatuses, and methods for synchronizing port entry into a low power state
- Patent Title (中): 将端口进入同步到低功率状态的系统，设备和方法
-
Application No.: US13840172Application Date: 2013-03-15
-
Publication No.: US09563260B2Publication Date: 2017-02-07
- Inventor: Mahesh Wagh , Su Wei Lim
- Applicant: Mahesh Wagh , Su Wei Lim
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Blakely, Sokoloff, Taylor & Zafman LLP
- Main IPC: G08C17/00
- IPC: G08C17/00 ; G06F1/32 ; H04W52/02 ; G06F9/44 ; G06F13/42
Abstract:
Systems, apparatuses, and method for synchronizing port entry into a lowest power state are described. All logic of a port placed into an intermediate state prior to entry into the lowest power state.
Public/Granted literature
- US20140269471A1 Systems, Apparatuses, and Methods for Synchronizing Port Entry into a Low Power State Public/Granted day:2014-09-18
Information query
