Invention Grant
US09564196B2 Semiconductor memory device and data writing method using a checkerboard pattern utilizing existing data supply bit addresses 有权
半导体存储器件和使用现有数据提供位地址的棋盘图案的数据写入方法

Semiconductor memory device and data writing method using a checkerboard pattern utilizing existing data supply bit addresses
Abstract:
To provide a semiconductor memory device capable of writing a checkerboard pattern for interference and investigation by three writings regardless of the magnitude of memory capacity by making a change of a simple circuit configuration free from the need of a data holding circuit and a voltage converting circuit large in circuit area in a memory array in which the order of arrangement of bits is reversedly arranged between data words adjacent in a row direction. A row decoder and a column decoder are respectively configured to enable operation switching to an all selection mode and an even/odd-based selection mode in addition to a single address selection mode of a memory array by a control signal from a control circuit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0