Invention Grant
US09564355B2 Interconnect structure for semiconductor devices 有权
半导体器件的互连结构

Interconnect structure for semiconductor devices
Abstract:
An interconnect and a method of forming an interconnect for a semiconductor device is provided. Conductive lines having different widths are formed. Wider conductive lines are used where the design includes an overlying via, and narrower lines are used in which an overlying via is not included. An overlying dielectric layer is formed and trenches and vias are formed extending through the overlying dielectric layer to the wider conductive lines. Voids or air gaps may be formed adjacent select conductive lines, such as the narrower lines.
Public/Granted literature
Information query
Patent Agency Ranking
0/0