Invention Grant
US09564904B2 Asynchronous high-speed programmable divider 有权
异步高速可编程分频器

Asynchronous high-speed programmable divider
Abstract:
A method of dividing a clock signal by an input signal of N bits with M most significant bits is described herein. The method includes dividing the clock signal by the most significant bits of the input signal 2N-M−1 times out of 2N-M divisions of the clock signal, using a divider. The clock signal is divided by a sum of the most significant bits and the least significant bits one time out of 2N-M divisions of the clock signal, using the divider. The clock signal is also divided by 2N-M, 2N-M times, using the divider.
Public/Granted literature
Information query
Patent Agency Ranking
0/0