Invention Grant
- Patent Title: Solder-mounted board, production method therefor, and semiconductor device
- Patent Title (中): 焊接板,其制造方法和半导体器件
-
Application No.: US13712385Application Date: 2012-12-12
-
Publication No.: US09565754B2Publication Date: 2017-02-07
- Inventor: Kazunori Kitamura
- Applicant: SAN-EI KAGAKU CO., LTD.
- Applicant Address: JP Tokyo
- Assignee: SAN-EI KAGAKU CO., LTD.
- Current Assignee: SAN-EI KAGAKU CO., LTD.
- Current Assignee Address: JP Tokyo
- Agency: Young & Thompson
- Priority: JP2012-085951 20120404; JP2012-201494 20120913
- Main IPC: H05K1/16
- IPC: H05K1/16 ; H05K1/02 ; H05K3/00 ; H05K3/34 ; H01L23/498 ; H01L23/00 ; H05K1/18 ; H05K3/30

Abstract:
The present invention provides a solder-mounted board which realizes reliable mounting of a component thereon; a method for producing the board; and a semiconductor device. The solder-mounted board includes a substrate; a wiring layer; a solder pad for mounting a component by the mediation of the solder; and an insulating layer which covers the wiring layer such that at least the solder pad is exposed, the wiring layer, the solder pad, and the insulating layer being provided on at least one surface of the substrate, wherein the insulating layer is formed of a first insulating layer provided on the substrate and the wiring layer, and a second insulating layer provided on at least a portion of the first insulating layer.
Public/Granted literature
- US20130264105A1 SOLDER-MOUNTED BOARD, PRODUCTION METHOD THEREFOR, AND SEMICONDUCTOR DEVICE Public/Granted day:2013-10-10
Information query