Invention Grant
US09577039B2 Transistor structure with reduced parasitic side wall characteristics 有权
具有降低寄生侧壁特性的晶体管结构

Transistor structure with reduced parasitic side wall characteristics
Abstract:
A MOS transistor structure for matched operation in weak-inversion or sub-threshold range (e.g. input-pair of operational amplifier, comparator, and/or current-mirror) is disclosed. The transistor structure may include a well region of any impurity type in a substrate (SOI is included). The well-region can even be represented by the substrate itself. At least one transistor is located in the well region, whereby the active channel-region of the transistor is independent from lateral isolation interfaces between GOX (gate oxide) and FOX (field oxide; including STI-shallow trench isolation).
Information query
Patent Agency Ranking
0/0