Invention Grant
- Patent Title: Dual metal gate electrode for reducing threshold voltage
- Patent Title (中): 双金属栅电极,用于降低阈值电压
-
Application No.: US14524056Application Date: 2014-10-27
-
Publication No.: US09577062B2Publication Date: 2017-02-21
- Inventor: Hemanth Jagannathan , Hiroshi Sunamura
- Applicant: International Business Machines Corporation , Renesas Electronics Corporation
- Applicant Address: US NY Armonk JP Kanagawa
- Assignee: International Business Machines Corporation,Renesas Electronics Corporation
- Current Assignee: International Business Machines Corporation,Renesas Electronics Corporation
- Current Assignee Address: US NY Armonk JP Kanagawa
- Agency: Scully, Scott, Murphy & Presser, P.C.
- Agent Daniel Morris, Esq.
- Main IPC: H01L29/49
- IPC: H01L29/49 ; H01L21/28 ; H01L29/78 ; H01L29/51 ; H01L29/66

Abstract:
A gate conductor material stack including, from bottom to top, of a first metallic nitride, a second metallic nitride, and a conductive material portion is employed for a transistor in combination with a gate dielectric including a high dielectric constant (high-k) dielectric material. The second metallic nitride includes a nitride of an aluminum-containing metallic alloy of at least two elemental metals, and can be selected from TaAlN, TiAlN, and WAlN. The second metallic nitride can provide a function of oxygen scavenging from the high-k gate dielectric and/or prevent diffusion of atoms from the conductive material portion. The gate conductor material stack can enable a reduced inversion thickness and/or a reduced magnitude for a linear threshold voltage for p-type field effect transistors compared with a gate electrode employing a single metallic material.
Public/Granted literature
- US20160118470A1 DUAL METAL GATE ELECTRODE FOR REDUCING THRESHOLD VOLTAGE Public/Granted day:2016-04-28
Information query
IPC分类: