Invention Grant
US09594562B2 Extensible execution unit interface architecture with multiple decode logic and multiple execution units 有权
具有多个解码逻辑和多个执行单元的可扩展执行单元接口架构

Extensible execution unit interface architecture with multiple decode logic and multiple execution units
Abstract:
Various circuit arrangements tightly couple together decode logic associated with multiple types of execution units and having varying priorities to enable instructions that are decoded as valid instructions for multiple types of execution units to be forwarded to a highest priority type of execution unit among the multiple types of execution units. Among other benefits, when an auxiliary execution unit is coupled to a general purpose processing core with the decode logic for the auxiliary execution unit tightly coupled with the decode logic for the general purpose processing core, the auxiliary execution unit may be used to effectively overlay new functionality for an existing instruction that is normally executed by the general purpose processing core, e.g., to patch a design flaw in the general purpose processing core or to provide improved performance for specialized applications.
Information query
Patent Agency Ranking
0/0