Pipelined analog-to-digital converter incorporating variable input gain and pixel read out analog front end having the same
Abstract:
A pipelined ADC incorporating variable input gain has a novel first stage generating a first digital output and a residue according to an analog input. The first stage comprises a novel MDAC. The MDAC comprises an operational amplifier, a feedback capacitor, a first sampling capacitor and a second sampling capacitor. First terminals of the feedback capacitor, the first sampling capacitor and the second sampling capacitor are connected to an inverted input terminal of the operational amplifier. A non-inverted input terminal of the operational amplifier is connected to a ground. In a sampling phase, second terminals of the feedback capacitor, the first sampling capacitor and the second sampling capacitor are connected to the analog input. In a charge transferring phase, second terminals of the feedback capacitor, the first sampling capacitor and the second sampling capacitor are respectively connected to the output terminal, a flash ADC output and the ground.
Information query
Patent Agency Ranking
0/0