System and method for functional verification of multi-die 3D ICs
Abstract:
A system and method is disclosed for functional verification of multi-die 3D ICs. The system and method include a reusable verification environment for testing each die in a stack of dies individually without having to simultaneously operate all of the dies in the stack. The system and method includes converting an input/output (“IO”) trace from a die verification test from a first format to a second format to improve performance.
Public/Granted literature
Information query
Patent Agency Ranking
0/0