High-speed flip-flop with robust scan-in path hold time
Abstract:
A flip-flop is provided that includes a master latch clocked according to a first delay during a normal mode of operation and clocked by a smaller second delay during a scan mode of operation.
Public/Granted literature
Information query
Patent Agency Ranking
0/0