Invention Grant
- Patent Title: Low-test memory stack for non-volatile storage
-
Application No.: US14642611Application Date: 2015-03-09
-
Publication No.: US09613715B2Publication Date: 2017-04-04
- Inventor: Jack Edward Frayer , Vidyabhushan Mohan
- Applicant: SanDisk Technologies LLC
- Applicant Address: US TX Plano
- Assignee: SANDISK TECHNOLOGIES LLC
- Current Assignee: SANDISK TECHNOLOGIES LLC
- Current Assignee Address: US TX Plano
- Agency: Morgan, Lewis & Bockius LLP
- Main IPC: G11C7/00
- IPC: G11C7/00 ; G11C29/00 ; G11C29/08 ; H01L25/00 ; H01L25/065 ; G11C29/10 ; G11C29/44 ; G11C29/04 ; G11C16/00

Abstract:
The various embodiments described herein include systems, methods and/or devices used to package non-volatile memory. In one aspect, the method includes: (1) selecting, from a set of non-volatile memory die, a plurality of non-volatile memory die on which one or more tests have been deferred until after packaging, the selecting in accordance with wafer positions of the plurality of non-volatile memory die and statistical die performance information corresponding to the wafer positions; and (2) packaging the selected plurality of non-volatile memory die. In some embodiments, after said packaging, the method further includes performing a set of tests on the plurality of non-volatile memory die to identify respective units of memory within the plurality of non-volatile memory die that meet predefined validity criteria, wherein the set of tests performed include at least one of the deferred one or more tests.
Public/Granted literature
- US20150364215A1 Low-Test Memory Stack for Non-Volatile Storage Public/Granted day:2015-12-17
Information query