A semiconductor memory may include a plurality of stacked semiconductor chips which are interconnected using through-chip vias. The semiconductor memory may set chip IDs of the respective semiconductor chips by using a chip code such that the chip IDs are different from each other, and perform a through-chip via test for the plurality of stacked semiconductor chips by changing the chip IDs of the respective semiconductor chips during a test mode period.