Invention Grant
- Patent Title: Synchronization variable monitoring device, processor, and semiconductor apparatus
-
Application No.: US14727229Application Date: 2015-06-01
-
Publication No.: US09619386B2Publication Date: 2017-04-11
- Inventor: Seiji Maeda
- Applicant: Kabushiki Kaisha Toshiba
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Knobbe, Martens, Olson & Bear, LLP
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F12/0831 ; G06F12/0815 ; G06F13/16 ; G06F9/30 ; G06F12/084

Abstract:
According to an embodiment, a synchronization variable monitoring device includes: an address comparator configured to compare a received address included in an Invalidate Request, and an address that is set as an address of synchronization variable data upon receiving the Invalidate Request; a readout circuit configured to read out data of the address of the synchronization variable data when the received address and the address of the synchronization variable data coincide with each other; a conditional variable comparator configured to determine whether or not a predetermined condition is satisfied based on the data read out by the readout circuit; and a synchronization completion flag register configured to output a synchronization signal indicating that a synchronization condition is satisfied when the conditional variable comparator determines that the predetermined condition is satisfied.
Public/Granted literature
- US20160224470A1 SYNCHRONIZATION VARIABLE MONITORING DEVICE, PROCESSOR, AND SEMICONDUCTOR APPARATUS Public/Granted day:2016-08-04
Information query