Invention Grant
- Patent Title: Instructions for managing a parallel cache hierarchy
-
Application No.: US12888409Application Date: 2010-09-22
-
Publication No.: US09639479B2Publication Date: 2017-05-02
- Inventor: John R. Nickolls , Brett W. Coon , Michael C. Shebanow
- Applicant: John R. Nickolls , Brett W. Coon , Michael C. Shebanow
- Applicant Address: US CA Santa Clara
- Assignee: NVIDIA Corporation
- Current Assignee: NVIDIA Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Artegis Law Group, LLP
- Main IPC: G06F12/121
- IPC: G06F12/121 ; G06F12/0811 ; G06F12/0862 ; G06F9/30

Abstract:
A method for managing a parallel cache hierarchy in a processing unit. The method includes receiving an instruction from a scheduler unit, where the instruction comprises a load instruction or a store instruction; determining that the instruction includes a cache operations modifier that identifies a policy for caching data associated with the instruction at one or more levels of the parallel cache hierarchy; and executing the instruction and caching the data associated with the instruction based on the cache operations modifier.
Public/Granted literature
- US20110072213A1 INSTRUCTIONS FOR MANAGING A PARALLEL CACHE HIERARCHY Public/Granted day:2011-03-24
Information query
IPC分类: