Stacked metal oxide semiconductor (MOS) and metal oxide metal (MOM) capacitor architecture
Abstract:
A device includes a first stacked capacitor comprising a first MOS capacitance and a first MOM capacitance, the first MOS capacitance coupled to a first node, the first node configured to receive a first bias voltage, and a second stacked capacitor comprising a second MOS capacitance and a second MOM capacitance, the second MOS capacitance coupled to the first node.
Information query
Patent Agency Ranking
0/0