Invention Grant
- Patent Title: Echo suppression device and echo suppression method
-
Application No.: US14741777Application Date: 2015-06-17
-
Publication No.: US09653091B2Publication Date: 2017-05-16
- Inventor: Naoshi Matsuo
- Applicant: FUJITSU LIMITED
- Applicant Address: JP Kawasaki
- Assignee: FUJITSU LIMITED
- Current Assignee: FUJITSU LIMITED
- Current Assignee Address: JP Kawasaki
- Agency: Staas & Halsey LLP
- Priority: JP2014-157133 20140731
- Main IPC: G10L21/02
- IPC: G10L21/02 ; G10K11/16 ; G10L21/0208

Abstract:
An echo suppression device includes a processor; and a memory which stores a plurality of instructions, which when executed by the processor, cause the processor to execute: generating a corrected sound signal by suppressing an echo signal representing an echo generated by collecting, by a sound input unit, a sound arising from a reproduction sound signal reproduced by a sound output unit; obtaining a gain to attenuate the corrected sound signal according to a degree of distortion of the echo signal with which intensity of the echo signal non-linearly changes with respect to an intensity change of the reproduction sound signal; and suppressing the corrected sound signal according to the gain.
Public/Granted literature
- US20160035366A1 ECHO SUPPRESSION DEVICE AND ECHO SUPPRESSION METHOD Public/Granted day:2016-02-04
Information query