Digital phase-locked loop having de-coupled phase and frequency compensation
Abstract:
An integrated circuit device implementing a digital phase-locked loop includes a measure period component, an averager component, a generator component, and a compensator component. In the digital phase-locked loop implementation, phase compensation and frequency compensation are separated from one another.
Information query
Patent Agency Ranking
0/0