Invention Grant
- Patent Title: Single source/drain epitaxy for co-integrating nFET semiconductor fins and pFET semiconductor fins
-
Application No.: US15082622Application Date: 2016-03-28
-
Publication No.: US09659938B2Publication Date: 2017-05-23
- Inventor: Hemanth Jagannathan , Alexander Reznicek
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Scully, Scott, Murphy & Presser, P.C.
- Agent Daniel P. Morris, Esq.
- Main IPC: H01L27/092
- IPC: H01L27/092 ; H01L29/06 ; H01L29/161 ; H01L29/167 ; H01L29/20 ; H01L21/8258 ; H01L21/8238 ; H01L21/225 ; H01L21/324 ; H01L29/66 ; H01L21/84 ; H01L29/78 ; H01L27/12 ; H01L29/207 ; H01L21/02

Abstract:
A plurality of gate structures are formed straddling nFET semiconductor fins and pFET semiconductor fins which extend upwards from a surface of a semiconductor substrate. A boron-doped silicon germanium alloy material is epitaxially grown from exposed surfaces of both the nFET semiconductor fins and the pFET semiconductor fins not protected by the gate structures. An anneal is then performed. During the anneal, silicon and germanium from the boron-doped silicon germanium alloy material diffuse into the nFET semiconductor fins and act as an n-type dopant forming a junction in the nFET semiconductor fins. Since boron is a Group IIIA element it does not have any adverse effect. During the same anneal, boron from the boron-doped silicon germanium alloy material will diffuse into the pFET semiconductor fins to form a junction therein.
Public/Granted literature
- US20160211265A1 SINGLE SOURCE/DRAIN EPITAXY FOR CO-INTEGRATING nFET SEMICONDUCTOR FINS AND pFET SEMICONDUCTOR FINS Public/Granted day:2016-07-21
Information query
IPC分类: