Dual-inverter memory device and operating method thereof
Abstract:
A memory device may include a first inverter, a second inverter, and a control transistor. The control transistor is electrically connected to each of an output terminal of the first inverter and an input terminal of the second inverter for controlling an electrical connection between the output terminal of the first inverter and the input terminal of the second inverter.
Public/Granted literature
Information query
Patent Agency Ranking
0/0