Invention Grant
- Patent Title: Integrated circuit package with embedded passive structures
-
Application No.: US14808743Application Date: 2015-07-24
-
Publication No.: US09673173B1Publication Date: 2017-06-06
- Inventor: Zhe Li , Yuanlin Xie
- Applicant: Altera Corporation
- Applicant Address: US CA San Jose
- Assignee: Altera Corporation
- Current Assignee: Altera Corporation
- Current Assignee Address: US CA San Jose
- Main IPC: H01L23/498
- IPC: H01L23/498 ; H01L25/065 ; H01L25/00 ; H01L21/56 ; H01L21/768 ; H01L23/522 ; H01L23/528 ; H01L23/31 ; H01L23/00

Abstract:
An integrated circuit package with embedded passive structures may include first and second integrated circuit dies that are surrounded by capacitor structures. A molding compound is deposited to encapsulate the integrated circuit dies and the capacitor structures. The molding compound is then attached to a redistribution wafer, in which the integrated circuit dies and the capacitor structures are electrically connected to metal routing layers of the redistribution wafer. A conductive layer is subsequently formed over the first integrated circuit die in the molding compound. The conductive layer is made up of additional metal routing layers and inductor structures. The integrated circuit package may further include a group of conductive vias that is formed in the molding compound. Each conductive via has a first end contacting the metal routing layers of the distribution wafer, and a second end contacting the conductive layer.
Information query
IPC分类: