Parallel low-density parity check (LDPC) accumulation
Abstract:
Systems and methods for parallel accumulation of information bits as part of the generation of low-density parity-check codes are provided. Consecutive information bits can be accumulated through vector operations where the parity addresses used for accumulation can be made contiguous through a virtual to private parity address map. The method for accumulating a set of parity bits for an encoding operation may comprise the steps of performing an exclusive or (XOR) between a multi-bit vector containing information bits and a multi-bit vector of parity bits in an encoder, and storing results of the XOR as a set of parity bits. An encoder for accumulating the set of parity bits is also provided.
Public/Granted literature
Information query
Patent Agency Ranking
0/0