Read cache memory with DRAM class promotion
Abstract:
The present disclosure includes methods and apparatuses for read cache memory. One apparatus includes a read cache memory apparatus comprising a first DRAM array, a first and a second NAND array, and a controller configured to manage movement of data between the DRAM array and the first NAND array, and between the first NAND array and the second NAND array.
Public/Granted literature
Information query
Patent Agency Ranking
0/0