Single synchronous FIFO in a universal asynchronous receiver/transmitter system
Abstract:
A UART device includes a glue logic configured to receive data from either a computer processing unit (CPU) interface of the UART device or from a receiver interface of the UART device; determine whether the data was received from the CPU interface or the receiver interface; and add a most significant bit (MSB) to the data. A value of the MSB is based on whether the data was received from the CPU interface or the receiver interface. The UART device may write the data with the added MSB to a data buffering and storage component.
Information query
Patent Agency Ranking
0/0