Invention Grant
- Patent Title: LED die with barrier layer
-
Application No.: US14879111Application Date: 2015-10-09
-
Publication No.: US09755112B2Publication Date: 2017-09-05
- Inventor: Chien-Shiang Huang , Tzu-Chien Hung
- Applicant: ADVANCED OPTOELECTRONIC TECHNOLOGY, INC.
- Applicant Address: TW Hsinchu Hsien
- Assignee: ADVANCED OPTOELECTRONICS TECHNOLOGY, INC.
- Current Assignee: ADVANCED OPTOELECTRONICS TECHNOLOGY, INC.
- Current Assignee Address: TW Hsinchu Hsien
- Agent Steven Reiss
- Priority: CN201510029268 20150121
- Main IPC: H01L33/40
- IPC: H01L33/40 ; H01L33/38

Abstract:
An LED die includes a base, and an N-typed semiconductor layer, an active layer and a P-typed semiconductor layer formed on the base that order. The LED die also includes an N-electrode and a P-electrode. The N-electrode is arranged on the N-typed semiconductor layer and electrically connected therewith. The P-electrode is arranged on the P-typed semiconductor layer and electrically connected therewith. The LED die further includes a barrier layer arranged between the P-typed semiconductor layer and the P-electrode. The barrier layer includes at least two materials of Cr, Ni and Ti. The at least two materials of Cr, Ni and Ti are stacked together to form the barrier layer.
Public/Granted literature
- US20160211416A1 LED DIE Public/Granted day:2016-07-21
Information query
IPC分类: