A semiconductor memory device contains a first memory cell including a first variable resistive element, and a first circuit for controlling a write performed for the first memory cell. The first circuit performs a first write for writing first data in the first memory cell in a first time, determines whether the first write fails or not, and performs a second write for writing the first data in the first memory cell in a second time longer than the first time, if the first write fails.