Controlling power consumption of a processor using interrupt-mediated on-off keying
Abstract:
In an embodiment, a processor includes a logic to cause at least one core to operate with a power control cycle including a plurality of on times and a plurality of off times according to an ON-OFF keying protocol, where the on and off times vary depending on whether and when an interrupt is incurred. Other embodiments are described and claimed.
Information query
Patent Agency Ranking
0/0