Transistor performance modification with stressor structures
Abstract:
A transistor structure with stress enhancement geometry aligned above the channel region. Also, a transistor structure with stress enhancement geometries located above and aligned with opposite sides of the channel region. Furthermore, methods for fabricating integrated circuits containing transistors with stress enhancement geometries.
Public/Granted literature
Information query
Patent Agency Ranking
0/0