Double data rate counter, and analog-to-digital converter and CMOS image sensor using the same
Abstract:
A Double Data Rate (DDR) counter includes an input clock control portion suitable for generating a first clock corresponding to a state of a input clock based on a counter enable signal, and an LSB control portion suitable for holding a least significant bit based on the counter enable signal and successively performing a counting operation on the first clock in multiple sections.
Information query
Patent Agency Ranking
0/0