Invention Grant
- Patent Title: System and method for folding partial blocks into multi-level cell memory blocks
-
Application No.: US14701158Application Date: 2015-04-30
-
Publication No.: US09778863B2Publication Date: 2017-10-03
- Inventor: Dinesh Agarwal , Vijay Sivasankaran , Sourabh Sankule , Vimal Kumar Jain
- Applicant: SanDisk Technologies Inc.
- Applicant Address: US TX Plano
- Assignee: SanDisk Technologies LLC
- Current Assignee: SanDisk Technologies LLC
- Current Assignee Address: US TX Plano
- Agency: Brinks Gilson & Lione
- Priority: IN4920/CHE/2014 20140930
- Main IPC: G06F3/06
- IPC: G06F3/06 ; G06F11/10 ; G11C11/56 ; G11C29/52 ; G11C29/44 ; G11C29/04

Abstract:
A solution for combining a portion of data from a block of single level cells to a block of multi-level cells. The solution includes identifying word lines with only valid data and word lines with non-valid data in a selected block of single level cells, copying data from word lines with valid data to a destination block of multi-level cells and copying data from word lines in the selected block of single level cells with non-valid data to a separate compaction block of single level cells. The system includes a first controller module configured to scan for word lines with only valid data and pass a bitmap identifying valid and invalid word lines to a second controller module. The second controller module is configured to perform on-chip combining of data from valid word lines, and copy data from invalid data word lines to a compaction block of single level cells.
Public/Granted literature
- US20160092129A1 SYSTEM AND METHOD FOR FOLDING PARTIAL BLOCKS INTO MULTI-LEVEL CELL MEMORY BLOCKS Public/Granted day:2016-03-31
Information query