Invention Grant
- Patent Title: Semiconductor device, layout system, and standard cell library
-
Application No.: US15051918Application Date: 2016-02-24
-
Publication No.: US09780082B2Publication Date: 2017-10-03
- Inventor: Dae-Seong Lee , Dae-Young Moon , Min-Su Kim
- Applicant: Dae-Seong Lee , Dae-Young Moon , Min-Su Kim
- Applicant Address: KR Suwon-si, Gyeonggi-do
- Assignee: Samsung Electronics Co., Ltd.
- Current Assignee: Samsung Electronics Co., Ltd.
- Current Assignee Address: KR Suwon-si, Gyeonggi-do
- Agency: Volentine & Whitt, PLLC
- Priority: KR10-2015-0034357 20150312; KR10-2015-0057968 20150424
- Main IPC: H01L27/00
- IPC: H01L27/00 ; H01L27/02 ; H01L27/092 ; H01L27/088

Abstract:
A semiconductor device includes a substrate, a first transistor gated by an inverted voltage level of a first input signal to pull up a first node, a second transistor gated by a voltage level of a second input signal to pull down the first node, a third transistor gated by an inverted voltage level of the second input signal to pull up the first node, a fourth transistor gated by a voltage level of the first input signal to pull down the first node, a fifth transistor gated by the voltage level of the second input signal to pull down a second node, a sixth transistor gated by the inverted voltage level of the first input signal to pull up the second node, a seventh transistor gated by the voltage level of the first input signal to pull down the second node, and an eighth transistor gated by the inverted voltage level of the second input signal to pull up the second node.
Public/Granted literature
- US20160268243A1 SEMICONDUCTOR DEVICE, LAYOUT SYSTEM, AND STANDARD CELL LIBRARY Public/Granted day:2016-09-15
Information query
IPC分类: