Invention Grant
- Patent Title: Method of making self-assembling floating gate electrodes for a three-dimensional memory device
-
Application No.: US15056465Application Date: 2016-02-29
-
Publication No.: US09806089B2Publication Date: 2017-10-31
- Inventor: Rahul Sharangpani , Somesh Peri , Raghuveer S. Makala , Yanli Zhang
- Applicant: SANDISK TECHNOLOGIES LLC
- Applicant Address: US TX Plano
- Assignee: SANDISK TECHNOLOGIES LLC
- Current Assignee: SANDISK TECHNOLOGIES LLC
- Current Assignee Address: US TX Plano
- Agency: The Marbury Law Group PLLC
- Main IPC: H01L27/115
- IPC: H01L27/115 ; H01L27/11556 ; H01L29/423 ; H01L21/28 ; H01L21/283 ; H01L27/02 ; H01L27/1157 ; H01L27/11582

Abstract:
Metal floating gate electrodes can be formed for a three-dimensional memory device by forming a memory opening having lateral recesses at levels of spacer material layers between insulating layers, depositing a continuous metal layer, and inducing diffusion and agglomeration of the metal into the lateral recesses to form discrete metal portions employing an anneal process. The metallic material can migrate and form the discrete metal portions due to surface tension, which operates to minimize the surface area of the metallic material. Optionally, two or more continuous metal layers can be employed to form discrete metal portions including at least two metals. Optionally, a selective metal deposition process can be performed to deposit additional metal portions including a different metallic material on the discrete metal portions. The metal floating gate electrodes can be formed without employing an etch process. A tunneling dielectric layer and a semiconductor channel can be subsequently formed.
Public/Granted literature
- US20170084623A1 METHOD OF MAKING SELF-ASSEMBLING FLOATING GATE ELECTRODES FOR A THREE-DIEMNSIONAL MEMORY DEVICE Public/Granted day:2017-03-23
Information query
IPC分类: