- Patent Title: Interconnect substrate having cavity for stackable semiconductor assembly, manufacturing method thereof and vertically stacked semiconductor assembly using the same
-
Application No.: US15247443Application Date: 2016-08-25
-
Publication No.: US09825009B2Publication Date: 2017-11-21
- Inventor: Charles W. C. Lin , Chia-Chung Wang
- Applicant: BRIDGE SEMICONDUCTOR CORPORATION
- Applicant Address: TW Taipei
- Assignee: BRIDGE SEMICONDUCTOR CORPORATION
- Current Assignee: BRIDGE SEMICONDUCTOR CORPORATION
- Current Assignee Address: TW Taipei
- Agency: Pai Patent & Trademark Law Firm
- Agent Chao-Chang David Pai
- Main IPC: H01L21/4763
- IPC: H01L21/4763 ; H01L25/065 ; H01L23/498 ; H01L21/48 ; H01L23/538 ; H01L23/16 ; H01L23/31 ; H01L23/00 ; H01L25/10 ; H01L25/00

Abstract:
An interconnect substrate having vertical connection channels around a cavity is characterized in that contact pads are exposed from the cavity and the vertical connection channels are made of a combination of metal posts and metallized vias. The cavity includes a recess in a core layer and an aperture in a stiffener. The metal posts, disposed over the top surface of the core layer, are sealed in the stiffener and are electrically connected to a buildup circuitry adjacent to the bottom surface of the core layer. The minimal height of the metal posts needed for the vertical connection can be reduced by the amount equal to the depth of the recess. The buildup circuitry is electrically connected to the metal posts through the metallized vias and provides the contact pads exposed from the cavity for device connection.
Public/Granted literature
Information query
IPC分类: