Invention Grant
- Patent Title: Processor with a program counter increment based on decoding of predecode bits
-
Application No.: US13137134Application Date: 2011-07-22
-
Publication No.: US09841978B2Publication Date: 2017-12-12
- Inventor: Hirokazu Hanaki , Satoshi Takashima
- Applicant: Hirokazu Hanaki , Satoshi Takashima
- Applicant Address: JP Tokyo
- Assignee: Sony Corporation
- Current Assignee: Sony Corporation
- Current Assignee Address: JP Tokyo
- Agency: Chip Law Group
- Priority: JP2010-203910 20100913
- Main IPC: G06F9/30
- IPC: G06F9/30 ; G06F9/32 ; G06F9/38
Abstract:
A processor includes: an instruction fetch portion configured to fetch simultaneously a plurality of fixed-length instructions in accordance with a program counter; an instruction predecoder configured to predecode specific fields in a part of the plurality of fixed-length instructions; and a program counter management portion configured to control an increment of the program counter in accordance with a result of the predecoding.
Public/Granted literature
- US20120066480A1 Processor Public/Granted day:2012-03-15
Information query
